Three-Level Space Vector Modulation Method for Common-Mode Voltage Suppression
编号:31 访问权限:仅限参会人 更新:2024-08-15 10:46:21 浏览:104次 口头报告

报告开始:暂无开始时间(Asia/Shanghai)

报告时间:暂无持续时间

所在会场:[暂无会议] [暂无会议段]

演示文件

提示:该报告下的文件权限为仅限参会人,您尚未登录,暂时无法查看。

摘要
The three-level Neutral-Point-Clamped (NPC) topology is widely used in the field of electric motor drive. However, common issues in three-level NPC inverter include neutral-point (NP) voltage balance and reduction of common-mode voltage (CMV). To overcome these problems, this paper proposes an improved modulation technique for suppressing the CMV and NP voltage unbalance. In vector substitution, some switching states with low CMV can be chosen to suppress CMV. In order to balance NP voltage, the NP unbalance voltages is adjusted by selecting the P-type or N-type small vector and adjusting the dwell times of vectors. Compared with conventional space vector pulse-width modulation (SVPWM), the proposed modulation technique can restrain both NP voltage deviation and CMV. In addition, the proposed modulation strategies analytical and calculated expression of NP current.
关键词
Three-level inverter、neutral-point (NP) voltage balance、common-mode voltage (CMV)
报告人
Yuhang Yao
Mr Yao Hubei Normal University

稿件作者
Yuhang Yao Hubei Normal University
Wu Zhou Hubei Normal University
Cheng Zhang Hubei Normal University
Xi Chen Hubei Normal University
Yuze Li Xiamen University of Technology
发表评论
验证码 看不清楚,更换一张
全部评论
重要日期
  • 会议日期

    11月06日

    2024

    11月08日

    2024

  • 09月15日 2024

    初稿截稿日期

  • 11月08日 2024

    注册截止日期

主办单位
Huazhong University of Science and Technology
联系方式
移动端
在手机上打开
小程序
打开微信小程序
客服
扫码或点此咨询